• JNET
• Email
• Blackboard
• Blue & Gold Connection
• Course Schedule

Quicklinks Academic Calendar Academic Testing Center Center for Student Success Campus ID Campus Directory Campus Tours Catalog/Degree Programs Career Services Colleges and Departments Conner Museum Class/Course Search Continuing Education Disability Services Distance Learning Financial Aid Greek Life Human Resources English Language Training Center International Programs Intl. Student Services iTech (Formerly CIS) Javelina Dining Library Locations & Centers Registrar Residence Life Scholarships Student Employment Summer Hrs. Univ. Facilities Tuition & Fees WiFi Connect

Topics covered:                                                       

• Introduction to VHDL

  • Introduction to EDA tools

  • Variables ,Signals, and Constants

  • Entity and architectures

  • Operators

  • Flow control

  • Attributes

  • Functions and procedures

  • Packages and libraries

  • Arrays

  • File I/O

  • Generics

  • Generate statements

• Hazards

• VHDL test benches

• Networks for arithmetic operations

  • Serial adder

  • Parallel ripple adder/subtracter

  • Carry select and carry look ahead

  • Multiplier and divider

  • Register design

• Programmable logic devices

  • PLA

  • PAL

  • CPLD

  • FPGA

• Synthesis and design procedure for CPLD and FPGA devices

• VHDL Synthesis

• State machine

  • SM chart

  • ROM realization

  • PAL realization

  • VHDL and state encoding techniques

• Reduction of state tables

  • Equivalent states

  • Equivalent sequential networks

• Asynchronous Networks

Click here  for Course schedule & Lab Resources